Future Technology Devices International Ltd
Datasheet
VDrive3 Vinculum-II Application Module

VDrive3 is a USB host/microcontroller application module with an enclosure. The default firmware of the VDrive3 supports UART/SPI communications with the embedded USB host controller and USB host port. This product provides an attractive solution for quick and easy integration of applications with a USB flash disk or other USB client devices.

1 Introduction

VDrive3 is designed to support quick and easy integration of a UART/SPI application with a USB client device. The VDrive3 comes in a neat enclosure displaying a bi-colour LED, making it suitable for incorporating into finished product designs. In addition, a product option, VDrive3-LD, is available that offers a lid to cover the USB port to provide protection in harsh environments.

The VDrive3 utilises FTDI’s Vinculum-II (VNC2-48L1B) dual USB host controller IC. This IC is a microcontroller and USB host controller; it is reprogrammable using the UART interface or the Vinculum-II debugger module connector. The default firmware is V2DAP; this firmware establishes the UART/SPI to USB host interface and can be modified or replaced with other firmware.

V2DAP is firmware that supports Vinculum-II to Vinculum backward compatibility*. The Vinculum-II IDE and FTDI’s expanding range of drivers allow for additional design flexibility (including Android interfacing).

For details on the Vinculum-II collateral, please click http://www.ftdichip.com/Products/ICs/VNC2.htm.

For details on FTDI Android support updates please click http://www.ftdichip.com/Android.htm.

1.1 Features

VDrive3 has the following features:

- Vinculum-II microcontroller/USB host controller IC.
- Product available as shown or with a lid covering the USB port.
- USB “A” type socket to connect to USB client devices.
- 2mm (0.08”) pitch 8 pin header used for the UART/SPI interface.
- Connects directly and communicates with a FTDI TTL-232R-3V3-2mm USB-UART cable.
- Jumper selectable UART and SPI interfaces, both operating at 3.3V TTL/CMOS.
- Pre-programmed with V2DAP firmware
- Vinculum-II debugger module port under neat enclosure, for changing the firmware.
- UART programming mode control signals PROG# and RESET# are accessible via an internal header.
- The VDrive3 and all components used are Pb-free (RoHS compliant).

*See section 5

Use of FTDI devices in life support and/or safety applications is entirely at the user’s risk, and the user agrees to defend, indemnify and hold harmless FTDI from any and all damages, claims, suits or expense resulting from such use.
# Table of Contents

1 Introduction .......................................................................................................................... 1  
  1.1 Features .......................................................................................................................... 1  
2 Ordering Information ............................................................................................................ 3  
3 VDrive3 Signals and Configurations .................................................................................... 3  
  3.1 VDrive3 Pin-Out ............................................................................................................... 3  
  3.2 VDrive3 Jumper Configuration ....................................................................................... 4  
  3.3 LED Functions ............................................................................................................... 4  
  3.4 Interface Description ..................................................................................................... 4  
4 VDrive2 and VDrive3 Comparison ...................................................................................... 5  
5 VDrive3 Application Example ............................................................................................. 6  
  5.1 UART Interface to PIC Example .................................................................................. 6  
6 VDrive3 Electrical Details .................................................................................................... 7  
  6.1 SPI Interface Timing ...................................................................................................... 7  
7 VDrive3 Max-Ratings .......................................................................................................... 9  
8 VDrive3 Mechanical Details .............................................................................................. 10  
9 VDrive3-LD Mechanical Details ....................................................................................... 11  
10 VDrive3 Schematic ........................................................................................................... 12  
11 Contact Information ......................................................................................................... 13  
  Appendix A - List of Figures and Tables ........................................................................... 17  
  Appendix B – Revision History .......................................................................................... 18
2 Ordering Information

<table>
<thead>
<tr>
<th>Module Code</th>
<th>Utilised IC Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDRIVE3</td>
<td>VNC2-48L1B</td>
<td>USB host application module with enclosure.</td>
</tr>
<tr>
<td>VDRIVE3-LD</td>
<td>VNC2-48L1B</td>
<td>USB host application module with enclosure and protective lid over USB connector.</td>
</tr>
</tbody>
</table>

Table 2-1 – Ordering Information

3 VDrive3 Signals and Configurations

3.1 VDrive3 Pin-Out

Figure 3.1 – VDrive3 Pin Out (in UART mode)

The pin-out of the VDrive3 is illustrated in Figure 4.1.
3.2 VDrive3 Jumper Configuration

The interface modes of the VDrive3 running on a V2DAP firmware is given in Table 3-1. The VDrive3 comes preloaded with the V2DAP firmware and the jumper on the UART/SPI pin is set to UART mode by default.

<table>
<thead>
<tr>
<th>UART/SPI</th>
<th>Interface Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pull-Up</td>
<td>UART</td>
</tr>
<tr>
<td>Pull-Down</td>
<td>SPI</td>
</tr>
</tbody>
</table>

Table 3-1 – VDrive3 Jumper Box

3.3 LED Functions

<table>
<thead>
<tr>
<th>Operation</th>
<th>LED Behaviour</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power On</td>
<td>LED flashes Green/Red alternately for 2 seconds</td>
</tr>
<tr>
<td></td>
<td>Repeated until monitor connects</td>
</tr>
<tr>
<td>USB Disk Initialisation</td>
<td>LED Red</td>
</tr>
<tr>
<td>USB Disk Ready</td>
<td>LED Green</td>
</tr>
<tr>
<td>USB Disk Removed</td>
<td>LED off</td>
</tr>
<tr>
<td>Disk is connected to USB Port</td>
<td>LED flashes Green</td>
</tr>
<tr>
<td>Nothing is connected to USB Port</td>
<td>LED off</td>
</tr>
</tbody>
</table>

Table 3-2 – VDrive3 LED Functions

3.4 Interface Description

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>PWR</td>
<td>Signal ground</td>
</tr>
<tr>
<td>2</td>
<td>RTS#</td>
<td>Output</td>
<td>Request To Send control output – Handshake signal</td>
</tr>
<tr>
<td>3</td>
<td>5V0</td>
<td>PWR</td>
<td>5V supply input</td>
</tr>
<tr>
<td>4</td>
<td>RXD</td>
<td>Input</td>
<td>Receive asynchronous data input</td>
</tr>
<tr>
<td>5</td>
<td>TXD</td>
<td>Output</td>
<td>Transmit asynchronous data output</td>
</tr>
<tr>
<td>6</td>
<td>CTS#</td>
<td>Input</td>
<td>Clear To Send control input - Handshake signal</td>
</tr>
<tr>
<td>7</td>
<td>NC</td>
<td>-</td>
<td>No Connect</td>
</tr>
<tr>
<td>8</td>
<td>RI#/WU</td>
<td>Input</td>
<td>Ring Indicator control input / Wake Up</td>
</tr>
</tbody>
</table>

Table 3-3 – 3.3V TTL/CMOS UART Interface Pin-Out

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>SCLK</td>
<td>Input</td>
<td>SPI clock input. Maximum frequency: 24MHz – 3.3V TTL</td>
</tr>
<tr>
<td>4</td>
<td>MOSI</td>
<td>Input</td>
<td>SPI slave serial data input – 3.3V TTL</td>
</tr>
<tr>
<td>2</td>
<td>MISO</td>
<td>Output</td>
<td>SPI slave serial data output – 3.3V TTL</td>
</tr>
<tr>
<td>6</td>
<td>SS#</td>
<td>Input</td>
<td>SPI slave select input – 3.3V TTL</td>
</tr>
</tbody>
</table>

Table 3-4 – 3.3V TTL/CMOS SPI Interface Pin-Out

For further details see VNC2 datasheet.
4 VDrive2 and VDrive3 Comparison

The VDrive3 is a drop in replacement for the VDrive2 for the majority of VDrive2 applications. However, for a small number of applications that use SPI some changes to the application software may be required, this is due to a discrepancy in the SPI interface used in the Vinculum-I and Vinculum-II. For further details on these differences, please see AN_176 - Vinculum Comparison of VDAP and V2DAP.

Note: VDrive3’s default firmware includes a reflash function, allowing the firmware to be updated from a flash drive. This reflash can be performed with the following steps:

1: Configure the VDrive3 into UART mode.
2: Open a communication terminal and connect to the VDrive3 via the UART interface.
3: Connect a USB flash disk with any firmware named “FTRFBV2.FTD”.
4: Wait for the new firmware to be loaded.

Additional features of the VDrive3:

- Vinculum-II can be configured by a user defined firmware
- VDrive3 hardware has an SPI master interface available. (not enabled by default in V2DAP firmware)
- VDrive3’s SPI interface can be clocked up to 48MHz
- VDrive3 is programmable using the debugger-module port and the UART interface port.
- VDrive3 can utilise many of the Vinculum-II’s sample firmware available on the FTDI website.
5 VDrive3 Application Example

5.1 UART Interface to PIC Example

The VDrive3 provides solutions for quick and easy integration of UART/SPI applications with USB slave devices. An application is illustrated in Figure 5.1, in this example the VDrive3 is connected to a microcontroller and peripheral components to form a flash disk based data logger. This application example also illustrates an analogue signal connected to the 10-bit analogue to digital input of a PIC18F1320, the analogue signal can be sourced from a wide variety of sensors.

The PIC code takes a pre-defined number of samples and then writes the corresponding ASCII values to a Comma Separated Value (CSV) file on the USB flash disk attached to the VDrive3 module. Vinculum-II’s DOS like ASCII commands simplify the task of file handling. An extended ASCII command set is designed for use with a terminal whilst a shortened hexadecimal version is used with a microcontroller.

For details on this application please see “VNC1L-Data-Logging Example” on the following web page: http://www.ftdichip.com/Support/SoftwareExamples/VinculumProjects.htm
6 VDrive3 Electrical Details

6.1 SPI Interface Timing

The following timing diagrams are for the VNC1L Legacy Interface mode of SPI slave.

![Timing Diagram](image)

**Figure 6.1 – VDrive2 SPI example**

To start the data transfer process SS# needs to be set to high, and remain high for the entire read cycle. Once the read cycle is complete SS# needs to be set to low for at least one clock cycle to allow another data transfer cycle to occur.

The first bit of MOSI is the R/W bit, receiving a logic high for this bit allows data to be read from the VDrive3. The second bit is the address bit, ADD; this bit is used to select data read from the data register when set to logic high, and read from the status register when set to logic low. During an SPI Read cycle, a package of data is transmitted from the VDrive3 on the MISO line from the time of the first clock cycle after the SPI ADD bit, with the MSB transmitted first.

After the data has been transferred the status of MISO can be checked to determine if the data read is new data as indicated by a transmitted logic low. If old data is transmitted, as indicated by a transmitted logic high, the read cycle needs to be repeated to get new data.

![Timing Diagram](image)

**Figure 6.2 – VDrive3 SPI example**

To start the data transfer process SS# needs to be set to high for the entire write cycle. Once the write cycle is complete SS# needs to be set low for at least one clock cycle to allow another data transfer cycle to occur.
The first bit of MOSI is the R/W bit, receiving a logic low for this bit allows data to be written to the VDrive3. The second bit is the address bit, ADD, this bit is used to select a data write to the data register when set to logic high, and to the status register when set to logic low. During an SPI Write cycle a package of data is transmitted to the VDRIVE3 on the MOSI line from the time of the first clock cycle after the SPI ADD bit, with the MSB transmitted first.

After the data has been transferred, the status of MISO can be checked to determine if the data written has been accepted. If a logic low is given for the status bit, it can be determined that the data write was successful. If a logic high is given for the status bit, the internal buffer of the device receiving data is full, and the same write cycle should be repeated.

![Figure 6.3 - VDrive3 SPI example](image)

<table>
<thead>
<tr>
<th>Time</th>
<th>Description</th>
<th>Min</th>
<th>Typical</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>SCLK Period</td>
<td>83</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T2</td>
<td>SCLK High</td>
<td>20</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T3</td>
<td>SCLK Low</td>
<td>20</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T4</td>
<td>Input Setup Time</td>
<td>10</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T5</td>
<td>Input Setup Time</td>
<td>10</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T6</td>
<td>Input Hold Time</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T7</td>
<td>Output Valid Time</td>
<td>-</td>
<td>-</td>
<td>20</td>
<td>ns</td>
</tr>
</tbody>
</table>

Table 6-1 – SPI Interface Pin-Out
7 VDrive3 Max-Ratings

The absolute maximum ratings for the VDrive3 devices are as follows. These are in accordance with the Absolute Maximum Rating System (IEC 60134). Exceeding these may cause permanent damage to the device.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Storage Temperature</td>
<td>-40°C to 85°C</td>
<td>Degrees C</td>
<td></td>
</tr>
<tr>
<td>Ambient Operating Temperature (Power Applied)</td>
<td>-30°C to 85°C</td>
<td>Degrees C</td>
<td></td>
</tr>
<tr>
<td>VCC Supply Voltage</td>
<td>-0.3 to +5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>DC Input Voltage – USBDP and USBDM</td>
<td>-0.5 to +3.63</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

Table 7.1 – Absolute Maximum Ratings
8 VDrive3 Mechanical Details

Figure 8.1 – VDrive3 Dimensions

Full detailed mechanical drawings for the VDrive3 enclosure are available on request from FTDI technical support.
9 VDrive3-LD Mechanical Details

Full detailed mechanical drawings for the VDrive3-LD enclosure are available on request from FTDI technical support.
10 VDrive3 Schematic

Figure 10.1 – Module Circuit Schematic
11 Contact Information

Head Office – Glasgow, UK
Future Technology Devices International Limited
Unit 1, 2 Seaward Place, Centurion Business Park
Glasgow G41 1HH
United Kingdom
Tel: +44 (0) 141 429 2777
Fax: +44 (0) 141 429 2758
E-mail (Sales) sales1@ftdichip.com
E-mail (Support) support1@ftdichip.com
E-mail (General Enquiries) admin1@ftdichip.com

Branch Office – Tigard, Oregon, USA
Future Technology Devices International Limited (USA)
7130 SW Fir Loop
Tigard, OR 97223-8160
USA
Tel: +1 (503) 547 0988
Fax: +1 (503) 547 0987
E-mail (Sales) us.sales1@ftdichip.com
E-mail (Support) us.support@ftdichip.com
E-mail (General Enquiries) us.admin@ftdichip.com

Branch Office – Taipei, Taiwan
Future Technology Devices International Limited (Taiwan)
2F, No. 516, Sec. 1, NeiHu Road
Taipei 114
Taiwan, R.O.C.
Tel: +886 (0) 2 8797 1330
Fax: +886 (0) 2 8751 9737
E-mail (Sales) tw.sales1@ftdichip.com
E-mail (Support) tw.support1@ftdichip.com
E-mail (General Enquiries) tw.admin1@ftdichip.com

Branch Office – Shanghai, China
Future Technology Devices International Limited (China)
Room 408, 317 Xianxia Road,
Shanghai, 200051
China
Tel: +86 21 62351596
Fax: +86 21 62351595
E-mail (Sales) cn.sales@ftdichip.com
E-mail (Support) cn.support@ftdichip.com
E-mail (General Enquiries) cn.admin@ftdichip.com

Web Site
http://ftdichip.com

Distributor and Sales Representatives
Please visit the Sales Network page of the FTDI Web site for the contact details of our distributor(s) and sales representative(s) in your country.

System and equipment manufacturers and designers are responsible to ensure that their systems, and any Future Technology Devices International Ltd (FTDI) devices incorporated in their systems, meet all applicable safety, regulatory and system-level performance requirements. All application-related information in this document (including application descriptions, suggested FTDI devices and other materials) is provided for reference only. While FTDI has taken care to assure it is accurate, this information is subject to customer confirmation, and FTDI disclaims all liability for system designs and for any applications assistance provided by FTDI. Use of FTDI devices in life support and/or safety applications is entirely at the user's risk, and the user agrees to defend, indemnify and hold harmless FTDI from any and all damages, claims, suits or expense resulting from such use. This document is subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Neither the whole nor any part of the information contained in, or the product described in this document, may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder. Future Technology Devices International Ltd, Unit 1, 2 Seaward Place, Centurion Business Park, Glasgow G41 1HH, United Kingdom. Scotland Registered Company Number: SC136640
Appendix A - List of Figures and Tables

List of Figures
Figure 3.1 – VDrive3 Pin Out (in UART mode) ................................................................................. 3
Figure 5.1 – VDrive3 UART example ................................................................................................ 6
Figure 6.1 – VDrive2 SPI example ...................................................................................................... 7
Figure 6.2 – VDrive3 SPI example ...................................................................................................... 7
Figure 6.3 – VDrive3 SPI example ...................................................................................................... 8
Figure 8.1 – VDrive3 Dimensions ..................................................................................................... 10
Figure 9.1 – VDrive3-LD Dimensions ................................................................................................. 11
Figure 10.1 – Module Circuit Schematic ............................................................................................ 12

List of Tables
Table 2-1 – Ordering Information ...................................................................................................... 3
Table 3-1 – VDrive3 Jumper Box ......................................................................................................... 4
Table 3-3 – 3.3V TTL/CMOS UART Interface Pin-Out ..................................................................... 4
Table 6-1 – SPI Interface Pin-Out ....................................................................................................... 8
Table 7.1 – Absolute Maximum Ratings ............................................................................................ 9
## Appendix B – Revision History

<table>
<thead>
<tr>
<th>Version</th>
<th>Description</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Version 1.0</strong></td>
<td>First issue</td>
<td>08/04/13</td>
</tr>
<tr>
<td><strong>Version 1.1</strong></td>
<td>Added new VDRIVE3-LD info</td>
<td>15/08/13</td>
</tr>
<tr>
<td><strong>Version 1.2</strong></td>
<td>Corrected dimension of case width</td>
<td>16/09/13</td>
</tr>
</tbody>
</table>