This document explains how to configure and implement the FIFO interface in FTDI devices.
Table of Contents

1 Introduction ........................................................................................................ 3
   1.1 Scope ............................................................................................................. 3

2 What is FIFO Communication? ........................................................................ 4
   2.1 FIFO Performance and Mode Select .......................................................... 4
   2.2 Asynchronous FIFO I/O ............................................................................. 5
       2.2.1 What are Buffer Flags? (TXE# and RXF#) ........................................ 7
   2.3 Synchronous FIFO I/O .............................................................................. 8
   2.4 FTDI Drivers .............................................................................................. 8

3 Asynchronous FIFO Read/Write Operation .................................................... 9
   3.1 Asynchronous FIFO Read Timing .............................................................. 9
   3.2 Asynchronous FIFO Read Scope Capture ................................................ 10
   3.4 Asynchronous FIFO Write Timing (Full Speed Devices) ....................... 11
   3.5 Asynchronous FIFO Write Scope Capture .............................................. 12

4 Synchronous FIFO Read/Write Operation .................................................... 15
   4.1 Synchronous FIFO Read/Write Timing (High Speed Devices) ......... 15
   4.2 Synchronous FIFO Read Scope Capture (High Speed) ...................... 17
   4.3 Synchronous FIFO Write Scope Capture (High Speed) .................... 19

5 Conclusion .......................................................................................................... 20

6 Contact Information ............................................................................................ 21

Appendix A – References ..................................................................................... 22
   Document References ......................................................................................... 22
   Acronyms and Abbreviations ............................................................................. 22

Appendix B – Source Code for FIFO examples ............................................. 23
   Synchronous FIFO Read d2xx Example ....................................................... 23
   Synchronous FIFO Write d2xx Example ..................................................... 24
   Asynchronous FIFO Read d2xx Example .................................................... 25

Copyright © Future Technology Devices International Limited
Asynchronous FIFO Write d2xx Example.................................26
Verilog Example for 8 Bit Counter ........................................27
Appendix C – List of Tables & Figures ................................. 28
   List of Tables........................................................................28
   List of Figures ......................................................................28
Appendix D – Revision History ............................................ 29
1 Introduction

This document explains the two FIFO modes available with FTDI full speed and hi-speed USB devices, what devices support these modes, and how to implement FIFO mode in software and hardware. FIFO mode uses a byte wide data bus for high speed data transfer between a PC host and an FPGA or microcontroller.

1.1 Scope

This document applies to the following FTDI devices: FT245B, FT245R, FT240X, FT2232D, FT232H, and FT2232H. All of these devices function as FIFO slaves.

FIFO code examples in C++ and Verilog are available in the appendix and can be downloaded from the FTDI website.

Note: FTDI USB3.0 solutions also include FIFO interfaces but not included in the scope of this document.
2 What is FIFO Communication?

FIFO is an acronym for “First In, First Out”, and is designed for much higher speed communication than UART serial. Using FTDI devices, a FIFO can be implemented as an 8, 16, or 32 bit parallel interface; in this document, the focus will be on 8 bit FIFO. There are two types of FIFO communication, Asynchronous and Synchronous. The target devices for FIFO communication are usually microcontrollers or FPGAs.

2.1 FIFO Performance and Mode Select

The following tables show the performance of Asynchronous FIFO and Synchronous FIFO with FTDI USB Full Speed and Hi-Speed devices, and how FIFO mode is selected.

<table>
<thead>
<tr>
<th>FTDI Device</th>
<th># Channels</th>
<th>Asynchronous FIFO Performance</th>
<th>Synchronous FIFO Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>FT245B</td>
<td>1</td>
<td>1 Mbyte/sec</td>
<td>NA</td>
</tr>
<tr>
<td>FT245R</td>
<td>1</td>
<td>1 Mbyte/sec</td>
<td>NA</td>
</tr>
<tr>
<td>FT240X</td>
<td>1</td>
<td>1 Mbyte/sec</td>
<td>NA</td>
</tr>
<tr>
<td>FT2232D</td>
<td>2</td>
<td>1 Mbyte/sec</td>
<td>NA</td>
</tr>
<tr>
<td>FT232H</td>
<td>1</td>
<td>8 Mbyte/sec</td>
<td>40 Mbyte/sec</td>
</tr>
<tr>
<td>FT2232H</td>
<td>2</td>
<td>8 Mbyte/sec</td>
<td>40 Mbyte/sec (single channel)</td>
</tr>
</tbody>
</table>

Table 2.1 FIFO Performance

<table>
<thead>
<tr>
<th>FTDI Device</th>
<th>Asynchronous FIFO Mode</th>
<th>Synchronous FIFO Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>FT245B</td>
<td>Default operation</td>
<td>NA</td>
</tr>
<tr>
<td>FT245R</td>
<td>Default operation</td>
<td>NA</td>
</tr>
<tr>
<td>FT240X</td>
<td>Default operation</td>
<td>NA</td>
</tr>
<tr>
<td>FT2232D</td>
<td>Requires EEPROM</td>
<td>NA</td>
</tr>
<tr>
<td>FT232H</td>
<td>Requires EEPROM</td>
<td>Requires EEPROM and d2xx FT_SetBitMode = 0x40</td>
</tr>
<tr>
<td>FT2232H</td>
<td>Requires EEPROM</td>
<td>Requires EEPROM and d2xx FT_SetBitMode = 0x40</td>
</tr>
</tbody>
</table>

Table 2.2 FIFO Mode Selection
2.2 Asynchronous FIFO I/O

With Asynchronous FIFO, data is written to/read from the chip’s 8 bit data bus when the WR# or RD# inputs toggle. TXE# and RXF# are the internal buffer status flags. Asynchronous FIFO mode can be accessed with either the VCP or D2XX driver. No special bit mode setting is required for d2xx applications in asynchronous mode; just open a handle to the device and read/write data to the chip. When using the VCP driver for asynchronous FIFO, a simple TTY application such as TeraTerm can be used. Note, there is no baud rate setting required for this mode of operation, the value may be set, but is ignored.

<table>
<thead>
<tr>
<th>FT245BL Pins</th>
<th>FT24SRL Pins</th>
<th>FT240XS Pins</th>
<th>FT2232D Pins</th>
<th>FT232HQ Pins</th>
<th>Name/Dir</th>
<th>Asynchronous FIFO Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>18-25 1, 5, 3, 11, 2, 9, 10, 6</td>
<td>24, 4, 2, 9, 1, 7, 8, 5</td>
<td>24-19, 17, 16</td>
<td>13-20</td>
<td>16-24</td>
<td>D0-D7 (bidi)</td>
<td>8 Bit Data</td>
</tr>
<tr>
<td>12</td>
<td>23</td>
<td>21</td>
<td>15</td>
<td>21</td>
<td>26</td>
<td>RXF# (output)</td>
</tr>
<tr>
<td>14</td>
<td>22</td>
<td>20</td>
<td>23</td>
<td>25</td>
<td>27</td>
<td>TXE# (output)</td>
</tr>
<tr>
<td>16</td>
<td>13</td>
<td>11</td>
<td>12</td>
<td>26</td>
<td>28</td>
<td>RD# (input)</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>12</td>
<td>11</td>
<td>27</td>
<td>29</td>
<td>WR# (input)</td>
</tr>
</tbody>
</table>

Table 2.3 Asynchronous FIFO Pins, All Devices

The FT245B, FT245R, FT240X, FT2232D, FT232H and FT2232H support asynchronous FIFO mode.
Figure 2.1 is a generic USB FIFO block diagram showing key signals.

The HDL code or firmware in the FPGA/Microcontroller manages flow control with the FTDI FIFO slave.

The application code running on the USB Host reads/writes data to the FIFO slave. In Sync FIFO mode, bit mode must be set to 0x40.

In Synchronous FIFO mode, the dashed light blue signals, OE# and CLK_60 MHz, are added to the existing connections.

![Figure 2.1 Generic FTDI FIFO Slave block diagram](image)
### 2.2.1 What are Buffer Flags? (TXE# and RXF#)

The TXE# and RXF# outputs are the buffer status pins (flags).

For both Asynchronous and Synchronous FIFO modes, the status of the internal transmit and receive buffers must be monitored by the external FPGA or microcontroller to avoid buffer over run and data loss.

The TX buffer is used by data sent from the FIFO pins back to the host (write operation).

The RX buffer is used by data sent from the host to the FIFO output pins (read operation).

When the TXE# flag is low, this indicates there is enough internal transmit buffer space available for writing data back to the host. The USB host application code (VCP or D2XX for Async FIFO, D2XX for Sync FIFO) must constantly read incoming data from the device to keep the buffer from filling up.

When the RXF# flag is low, this indicates there is still unread data in the internal receive buffer remaining to be read by the downstream FPGA or micro. Instead of interpreting this flag as "receive buffer full", the RXF# flag can best be thought of as "receive buffer not empty yet". When the RXF# flag stays high, the last byte of data in the buffer remains on the data bus and does not change.

In normal asynchronous FIFO read/write operations, it is normal for the RXF# and TXE# flags to toggle briefly during each read/write cycle. The minimal pulse duration is approximately 80 nSec. These runt pulses can be ignored by the firmware/HDL code running on the downstream micro or FPGA.

However, the RD# or WR# strobe inputs **must** be throttled when the TXE# or RXF# buffer flags stay high for over 400 nSec.

---

**Figure 2.2 FIFO Internal Buffers, R/W Strobes, and Status Flags**
2.3 Synchronous FIFO I/O

Synchronous FIFO is only available on the FT232H and FT2232H devices. With synchronous FIFO mode selected, a 60 MHz clock is generated by the FTDI device. This signal clocks data from the downstream device. In contrast to Asynchronous mode, the WR# or RD# pins are held low during data transfer. There is an output enable pin (OE#) that needs to be driven low when data is being read from the FIFO interface. Data loss is prevented by monitoring the TXE# and RXF# flags, as with Asynchronous FIFO mode. Synchronous FIFO mode can only be accessed by the D2XX driver, with Bit Mode set to 0x40.

### FT232H/FT2232H Synchronous FIFO Interface Pins

<table>
<thead>
<tr>
<th>FT232H Pins</th>
<th>FT2232H Pins</th>
<th>Name</th>
<th>Synchronous FIFO Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>13-20</td>
<td>16-24</td>
<td>ADBUS0-ADBUS7</td>
<td>8 Bit Data (bidirectional)</td>
</tr>
<tr>
<td>21</td>
<td>26</td>
<td>ACBUS0</td>
<td>RXF# (output)</td>
</tr>
<tr>
<td>25</td>
<td>27</td>
<td>ACBUS1</td>
<td>TXE# (output)</td>
</tr>
<tr>
<td>26</td>
<td>28</td>
<td>ACBUS2</td>
<td>RD# (input)</td>
</tr>
<tr>
<td>27</td>
<td>29</td>
<td>ACBUS3</td>
<td>WR# (input)</td>
</tr>
<tr>
<td>28</td>
<td>30</td>
<td>ACBUS4</td>
<td>SIWU# (input)</td>
</tr>
<tr>
<td>29</td>
<td>32</td>
<td>ACBUS5</td>
<td>CLKOUT (60 MHz clock output)</td>
</tr>
<tr>
<td>30</td>
<td>33</td>
<td>ACBUS6</td>
<td>OE# (input)</td>
</tr>
</tbody>
</table>

Table 2.4 FT232H/FT2232H Synchronous FIFO Interface Pins

Refer to Figure 2.1 for Synchronous FIFO connections.

2.4 FTDI Drivers

The following table shows what FTDI drivers are used with Asynchronous and Synchronous FIFO modes.

<table>
<thead>
<tr>
<th>Device</th>
<th>FIFO Mode</th>
<th>Driver (VCP or D2XX)</th>
</tr>
</thead>
<tbody>
<tr>
<td>FT245B/FT245R/FT2232D/FT240X</td>
<td>Asynchronous</td>
<td>VCP or D2XX</td>
</tr>
<tr>
<td>FT232H/FT2232H</td>
<td>Asynchronous</td>
<td>VCP or D2XX</td>
</tr>
<tr>
<td>FT232H/FT2232H</td>
<td>Synchronous</td>
<td>D2XX only</td>
</tr>
</tbody>
</table>

Table 2.3 Driver Applications
3 Asynchronous FIFO Read/Write Operation

3.1 Asynchronous FIFO Read Timing

![Asynchronous FIFO Read Cycle (Full Speed)](image)

**Figure 3.1 Asynchronous FIFO Read Cycle (Full Speed)**

<table>
<thead>
<tr>
<th>Time</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>RD# Active Pulse Width</td>
<td>50</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T2</td>
<td>RD# to RD# Pre-Charge Time</td>
<td>50 + T6</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T3</td>
<td>RD# Active to Valid Data*</td>
<td>20</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>T4</td>
<td>Valid Data Hold Time from RD# Inactive*</td>
<td>0</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T5</td>
<td>RD# Inactive to RXF#</td>
<td>0</td>
<td>25</td>
<td>ns</td>
</tr>
<tr>
<td>T6</td>
<td>RXF# Inactive After RD Cycle</td>
<td>80</td>
<td>-</td>
<td>ns</td>
</tr>
</tbody>
</table>

**Table 3.1 Async FIFO Read Timing (Full Speed)**
3.2 Asynchronous FIFO Read Scope Capture

In this example, a 30 character string of data from the host PC was transmitted to a FT245R module. Note that the RXF# signal toggles for 300 nSec during each read. RD# signal is clocked at 750 KHz. When all the data has been transferred, the RXF# line drives high.

Figure 3.2 Asynchronous FIFO read scope capture from FT245R
3.4 Asynchronous FIFO Write Timing (Full Speed Devices)

![Figure 3.3 Asynchronous FIFO Write Cycle (Full Speed)](image)

<table>
<thead>
<tr>
<th>Time</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>T7</td>
<td>WR Active Pulse Width</td>
<td>50</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T8</td>
<td>WR to WR Pre-Charge Time</td>
<td>50</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T9</td>
<td>Valid data setup to WR falling edge*</td>
<td>20</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T10</td>
<td>Valid Data Hold Time from WR Inactive*</td>
<td>0</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>T11</td>
<td>WR Inactive to TXE#</td>
<td>5</td>
<td>25</td>
<td>ns</td>
</tr>
<tr>
<td>T12</td>
<td>TXE# Inactive After WR Cycle</td>
<td>80</td>
<td>-</td>
<td>ns</td>
</tr>
</tbody>
</table>

Table 3.2 Async FIFO Write Timing (Full Speed)
3.5 Asynchronous FIFO Write Scope Capture

In this example, channel A of a FT2232D module is configured in bit bang mode to simulate an 8 bit data bus. The ADBUS and BCBUS pins on the FT2232D are connected by ribbon cable. Channel B of the FT2232D module is configured in Async FIFO mode to receive data from Channel A and send this data back to the PC host.

A simple TTY application is used to receive incoming FIFO data.

Figure 3.4 shows how a DLP-2232M module is connected to demonstrate an asynchronous FIFO write operation.
Figure 3.5 shows the scope triggering on 0xAA. WR# signal is clocked at 100 KHz.

**Figure 3.5** Asynchronous FIFO write scope capture from FT2232D
Figure 3.5 shows the same scope trace zoomed in. Note that TXE# high pulse is 500 nSec.

Figure 3.6 Detail of Asynchronous FIFO write scope capture from FT2232D
4 Synchronous FIFO Read/Write Operation

4.1 Synchronous FIFO Read/Write Timing (High Speed Devices)

Figure 4.1 Synchronous FIFO Read/Write Cycle (High Speed)
### Table 4.1 Synchronous FIFO Read/Write Timing (High Speed)

<table>
<thead>
<tr>
<th>Name</th>
<th>Min</th>
<th>Nom</th>
<th>Max</th>
<th>Units</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>t1</td>
<td></td>
<td>16.67</td>
<td></td>
<td>ns</td>
<td>CLKOUT period</td>
</tr>
<tr>
<td>t2</td>
<td>7.5</td>
<td>8.33</td>
<td>9.17</td>
<td>ns</td>
<td>CLKOUT high period</td>
</tr>
<tr>
<td>t3</td>
<td>7.5</td>
<td>8.33</td>
<td>9.17</td>
<td>ns</td>
<td>CLKOUT low period</td>
</tr>
<tr>
<td>t4</td>
<td>0</td>
<td>9</td>
<td></td>
<td>ns</td>
<td>CLKOUT to RXF#</td>
</tr>
<tr>
<td>t5</td>
<td>0</td>
<td>9</td>
<td></td>
<td>ns</td>
<td>CLKOUT to read DATA valid</td>
</tr>
<tr>
<td>t6</td>
<td>0</td>
<td>9</td>
<td></td>
<td>ns</td>
<td>OE# to read DATA valid</td>
</tr>
<tr>
<td>t7</td>
<td>7.5</td>
<td></td>
<td>16.67</td>
<td>ns</td>
<td>OE# setup time</td>
</tr>
<tr>
<td>t8</td>
<td>0</td>
<td></td>
<td>9</td>
<td>ns</td>
<td>OE# hold time</td>
</tr>
<tr>
<td>t9</td>
<td>7.5</td>
<td></td>
<td>16.67</td>
<td>ns</td>
<td>RD# setup time to CLKOUT (RD# low after OE# low)</td>
</tr>
<tr>
<td>t10</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
<td>RD# hold time</td>
</tr>
<tr>
<td>t11</td>
<td>0</td>
<td>9</td>
<td></td>
<td>ns</td>
<td>CLKOUT TO TXE#</td>
</tr>
<tr>
<td>t12</td>
<td>7.5</td>
<td></td>
<td>16.67</td>
<td>ns</td>
<td>Write DATA setup time</td>
</tr>
<tr>
<td>t13</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
<td>Write DATA hold time</td>
</tr>
<tr>
<td>t14</td>
<td>7.5</td>
<td></td>
<td>16.67</td>
<td>ns</td>
<td>WR# setup time to CLKOUT (WR# low after TXE# low)</td>
</tr>
<tr>
<td>t15</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td>WR# hold time</td>
</tr>
</tbody>
</table>
4.2 Synchronous FIFO Read Scope Capture (High Speed)

In this example, 16 bytes of data from a d2xx application running on the host PC was transmitted to a FT232H module. Note the RXF# signal stays low until all 16 characters have been received. The RD# signal is held low during this operation, and the data is clocked out of the FT232H by the internally generated 60 MHz clock.

![Synchronous FIFO read scope capture from FT232H](image)

**Figure 4.2** Synchronous FIFO read scope capture from FT232H
Figure 4.4 shows the same trace zoomed in to show data being read.

Figure 4.3  Detail of Synchronous FIFO read scope capture from FT232H
4.3 Synchronous FIFO Write Scope Capture (High Speed)

In this example, the FTDI Morph-IC II demo board is used. This board is equipped with a FT2232H chip and an Altera Cyclone 2 FPGA, and is pre-wired to use the Synchronous FIFO I/O pins. An 8 bit synchronous counter with a count enable input is implemented in the FPGA, and the 60 MHz clock out signal from the FT2232H is used as a master clock. The TXE# flag drives the count enable input of the counter. The host PC is running a d2xx application performing a Synchronous FIFO read operation. In this scope capture, you can observe the TXE# flag going high when the internal buffers fill to capacity, halting the counter until the buffers have sufficient storage space available for data transfer.

![Synchronous FIFO write operation scope capture from FT2232H](image)

**Figure 4.4** Synchronous FIFO write operation scope capture from FT2232H
5 Conclusion

This document demonstrates how simple hardware and code examples can be used to implement Asynchronous and Synchronous FIFO communication with a variety of FTDI devices. Our FIFO interfaces enable very high throughput applications, with a minimum of effort on the part of the designer. FTDI makes FIFO design easy.
6 Contact Information

**Head Office – Glasgow, UK**
Future Technology Devices International Limited
Unit 1, 2 Seaward Place, Centurion Business Park
Glasgow G41 1HH
United Kingdom
Tel: +44 (0) 141 429 2777
Fax: +44 (0) 141 429 2758

E-mail (Sales) sales1@ftdichip.com
E-mail (Support) support1@ftdichip.com
E-mail (General Enquiries) admin1@ftdichip.com

**Branch Office – Tigard, Oregon, USA**
Future Technology Devices International Limited
(USA)
7130 SW Fir Loop
Tigard, OR 97223-8160
USA
Tel: +1 (503) 547 0988
Fax: +1 (503) 547 0987

E-mail (Sales) us.sales@ftdichip.com
E-mail (Support) us.support@ftdichip.com
E-mail (General Enquiries) us.admin@ftdichip.com

**Branch Office – Taipei, Taiwan**
Future Technology Devices International Limited
(Taiwan)
2F, No. 516, Sec. 1, NeiHu Road
Taipei 114
Taiwan, R.O.C.
Tel: +886 (0) 2 8797 1330
Fax: +886 (0) 2 8751 9737

E-mail (Sales) tw.sales@ftdichip.com
E-mail (Support) tw.support@ftdichip.com
E-mail (General Enquiries) tw.admin1@ftdichip.com

**Branch Office – Shanghai, China**
Future Technology Devices International Limited
(China)
Room 1103, No. 666 West Huaihai Road,
Shanghai, 200052
China
Tel: +86 21 62351596
Fax: +86 21 62351595

E-mail (Sales) cn.sales@ftdichip.com
E-mail (Support) cn.support@ftdichip.com
E-mail (General Enquiries) cn.admin@ftdichip.com

**Web Site**
http://ftdichip.com

**Distributor and Sales Representatives**
Please visit the Sales Network page of the FTDI Web site for the contact details of our distributor(s) and sales representative(s) in your country

System and equipment manufacturers and designers are responsible to ensure that their systems, and any Future Technology Devices International Ltd (FTDI) devices incorporated in their systems, meet all applicable safety, regulatory and system-level performance requirements. All application-related information in this document (including application descriptions, suggested FTDI devices and other materials) is provided for reference only. While FTDI has taken care to assure it is accurate, this information is subject to customer confirmation, and FTDI disclaims all liability for system designs and for any applications assistance provided by FTDI. Use of FTDI devices in life support and/or safety applications is entirely at the user’s risk, and the user agrees to defend, indemnify and hold harmless FTDI from any and all damages, claims, suits or expense resulting from such use. This document is subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Neither the whole nor any part of the information contained in, or the product described in this document, may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder. Future Technology Devices International Ltd, Unit 1, 2 Seaward Place, Centurion Business Park, Glasgow G41 1HH, United Kingdom. Scotland Registered Company Number: SC136640
Appendix A – References

Document References
AN_146 USB Hardware Design Guides for FTDI ICs
AN_130 FT2232H Used in a FT245 Style Synchronous FIFO Mode
AN_165 Establishing Synchronous 245 FIFO Operations using a Morph-IC-2
FT245BL USB FIFO IC Data Sheet
FT245R USB FIFO IC Data Sheet
FT240X Full Speed USB to 8-Bit FIFO ICDatasheet
FT2232D Dual USB UART/FIFO IC Data Sheet
FT2232H Hi-Speed Dual USB UART/FIFO Data Sheet
FT232H Single Channel Hi-Speed_USB Multipurpose UART/FIFO IC

Acronyms and Abbreviations

<table>
<thead>
<tr>
<th>Terms</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>USB</td>
<td>Universal Serial Bus</td>
</tr>
<tr>
<td>USB-IF</td>
<td>USB Implementers Forum</td>
</tr>
<tr>
<td>FIFO</td>
<td>First in First Out 8 bit interface</td>
</tr>
<tr>
<td>Asynchronous FIFO</td>
<td>FIFO Read/Write operations controlled by toggling RD# or WR# inputs. No external clock is used.</td>
</tr>
<tr>
<td>Synchronous FIFO</td>
<td>High performance version of FIFO interfaces. Data is streamed by holding RD# or WR# low and using 60 MHz clock from FT232H/FT2232H to stream data</td>
</tr>
</tbody>
</table>
Appendix B – Source Code for FIFO examples

Synchronous FIFO Read d2xx Example

(This code transfers data from host to the Synchronous FIFO interface)

```c
#include <windows.h>
#include <stdio.h>
#include "ftd2xx.h"

int main(int argc, char* argv[]) {
    FT_HANDLE fthandle;
    FT_STATUS status;
    status = FT_Open(0, &fthandle);
    if(status != FT_OK) {
        printf("open status not ok %d\n", status);
        return 0;
    }

    status = FT_ResetDevice(fthandle);
    if(status != FT_OK)
        printf("reset status not ok %d\n", status);

    UCHAR Mask = 0xFF; // Set data bus to outputs
    UCHAR mode = 0;
    UCHAR mode1 = 0x40; // Configure FT2232H into 0x40 Sync FIFO mode

    status = FT_SetBitMode(fthandle, Mask, mode); // reset MPSSE
    status = FT_SetBitMode(fthandle, Mask, mode1); // configure FT2232H into Sync FIFO mode
    if(status != FT_OK)
        printf("mode status not ok %d\n", status);

    DWORD data_out = 0xAA;
    DWORD data_written;
    INT loop;
    UCHAR data_buf[16] = {0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55};

    for (loop=1;loop<1000000;loop++)
    {
        status = FT_Write(fthandle, &data_buf, 16, &data_written);
        printf("loop number  %d\n", loop);
    }
    if(status != FT_OK)
        printf("status not ok %d\n", status);
    else
        printf("output data \n");

    status = FT_Close(fthandle);
    return 0;
}
```
Synchronous FIFO Write d2xx Example

(this code transfers data from the synchronous FIFO interface back to the host)

```c
#include <windows.h>
#include <stdio.h>
#include "ftd2xx.h"

int main(int argc, char* argv[]) {
    FT_HANDLE fthandle1;
    FT_STATUS status;

    status = FT_Open(0, &fthandle1);
    if(status != FT_OK)
        printf("open device status not ok %d\n", status);
    return 0;
}

status = FT_SetTimeouts(fthandle1,500,500);
    if(status != FT_OK)
       printf("timeout device status not ok %d\n", status);

UCHAR MaskA = 0x00; // Set data bus to inputs
UCHAR modeA = 0x40; // Configure FT2232H into 0x40 Sync FIFO Mode

status = FT_SetBitMode(fthandle1, MaskA, modeA);
    if(status != FT_OK)
        printf("mode A status not ok %d\n", status);

Sleep(500);
DWORD RxBytes;
DWORD TxBytes;
DWORD EventDword;

status = FT_GetStatus(fthandle1, &RxBytes, &TxBytes, &EventDword);
    printf("bytes in RX queue %d\n", RxBytes);
    printf("\n")

UCHAR data_in[65536]; // declare a large buffer for incoming data
DWORD r_data_len = RxBytes;
DWORD data_read;
memset(data_in,0,1028);

status = FT_Read(fthandle1, data_in, r_data_len, &data_read);
    if(status != FT_OK)
        printf("status not ok %d\n", status);
    else {
        printf("bytes read %d\n", data_read);
        printf("data read %x\n", data_in[0]);
        printf("data read %x\n", data_in[1]);
        printf("data read %x\n", data_in[2]);
        printf("data read %x\n", data_in[3]);
    }

getchar()

status = FT_Close(fthandle1);
    return 0;
}
```
Asynchronous FIFO Read d2xx Example

(This code transfers data from the host to the asynchronous FIFO interface)

- Code is almost identical to synchronous FIFO read, except there is no reference to bit mode.
- Since asynchronous FIFO mode also uses the VCP driver, a TTY application such as TeraTerm can be used for asynchronous FIFO communication.

```c
#include <windows.h>
#include <stdio.h>
#include "ftd2xx.h"

int main(int argc, char* argv[])
{
    FT_HANDLE fhandle;
    FT_STATUS status;
    status = FT_Open(0, &fhandle);
    if(status != FT_OK)
    {
        printf("open status not ok %d\n", status);
        return 0;
    }

    status = FT_ResetDevice(fhandle);
    if(status != FT_OK)
    {
        printf("reset status not ok %d\n", status);
        DWORD data_out = 0xAA;
        DWORD data_written;
        INT loop;
        UCHAR data_buf[16] = {0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55};
        for (loop=1;loop<1000000;loop++)
        {
            status = FT_Write(fhandle, &data_buf, 16, &data_written);
            printf("loop number %d\n", loop);
        }
        if(status != FT_OK)
        {
            printf("status not ok %d\n", status);
        }
        else
        {
            printf("output data \n");
            status = FT_Close(fhandle);
            return 0;
        }
    }
}
```
Asynchronous FIFO Write d2xx Example

(this code transfers data from the asynchronous FIFO interface back to the host)

- Code is almost identical to synchronous FIFO write, except there is no reference to bit mode.
- Since asynchronous FIFO mode also uses the VCP driver, a TTY application such as TeraTerm can be used for asynchronous FIFO communication.

```c
#include <windows.h>
#include <stdio.h>
#include "ftd2xx.h"

int main(int argc, char* argv[]) {
    FT_HANDLE fthandle1;
    FT_STATUS status;

    status = FT_Open(0, &fthandle1);
    if(status != FT_OK) {
        printf("open device status not ok %d\n", status);
        return 0;
    }

    status = FT_SetTimeouts(fthandle1,500,500);
    if(status != FT_OK) printf("timeout A status not ok %d\n", status);

    DWORD RxBytes;
    DWORD TxBytes;
    DWORD EventDword;

    status = FT_GetStatus(fthandle1, &RxBytes, &TxBytes, &EventDword);
    printf("bytes in RX queue %d\n", RxBytes);
    printf("\n")

    UCHAR data_in[65536]; // declare a large buffer for incoming data
    DWORD r_data_len = RxBytes;
    DWORD data_read;
    memset(data_in,0,1024);

    status = FT_Read(fthandle1, data_in, r_data_len, &data_read);
    if(status != FT_OK) printf("status not ok %d\n", status);
    else {
        printf("bytes read %d\n", data_read);
        printf("data read %x\n", data_in[0]);
        printf("data read %x\n", data_in[1]);
        printf("data read %x\n", data_in[2]);
        printf("data read %x\n", data_in[3]);
    }

    getchar()
    status = FT_Close(fthandle1);
    return 0;
}
```
Verilog Example for 8 Bit Counter

module Counter8 (  
out , // Output of the counter  
enable , // Enable counting, driven by TXE# from FT2232H  
clk , // clock input from FT2232H  
read_n , // output to FT2232H RD#  
write_n , // output to FT2232H WR#  
out_en , // output to FT2232H OE#  
send_im , // output to FT2232H SI/WUA#  
clk_pin , // monitor CLK 60 from Morphic IO pins  
);

//--------------------------------------------------------------------------------
// Output Ports------------------------
//--------------------------------------------------------------------------------
output [7:0] out;  
output clk_pin;  
output reg read_n = 1'b1;  
output reg write_n = 1'b0;  
output reg send_im = 1'b1;  
output reg out_en = 1'b1;

//--------------------------------------------------------------------------------
// Input Ports------------------------
//--------------------------------------------------------------------------------
input clk, enable;

//--------------------------------------------------------------------------------
// Internal Variables----------------
//--------------------------------------------------------------------------------
reg [7:0] out;  
reg reset = 1'b1;  
//reg enable = 1'b0;  
reg [7:0] data = 8'b0;  
reg load = 1'b0;

//--------------------------------------------------------------------------------
// Code Starts Here----------------
//--------------------------------------------------------------------------------
buf B1 (clk_pin, clk); //brings out CLK_60 to Morphic pin J1-28 (I0K4)  
always @(posedge clk)  
if (reset == 0) begin  
out <= 8'b0 ;  
end else if (load == 1) begin  
out <= data;  
end else if (enable == 0) begin  
out <= out + 1;  
end

endmodule
Appendix C – List of Tables & Figures

List of Tables
Table 2.1 FIFO Performance ................................................................. 4
Table 2.2 FIFO Mode Selection................................................................. 4
Table 2.3 Asynchronous FIFO Pins, All Devices ......................................... 5
Table 2.2 FT232H/FT2232H Synchronous FIFO Interface Pins ......................... 8
Table 3.1 Async FIFO Read Timing (Full Speed) ....................................... 9
Table 3.2 Async FIFO Write Timing (Full Speed) ...................................... 11
Table 4.1 Synchronous FIFO Read/Write Timing (High Speed) ................... 16

List of Figures
Figure 2.1 Generic FTDI FIFO Slave block diagram .................................... 6
Figure 2.2 FIFO Internal Buffers, R/W Strobes, and Status Flags .................. 7
Figure 3.1 Asynchronous FIFO Read Cycle (Full Speed) .............................. 9
Figure 3.2 Asynchronous FIFO read scope capture from FT245R .................... 10
Figure 3.3 Asynchronous FIFO Write Cycle (Full Speed) ............................. 11
Figure 3.4 Asynchronous FIFO write hardware setup ................................. 12
Figure 3.5 Asynchronous FIFO write scope capture from FT2232D .................. 13
Figure 3.6 Detail of Asynchronous FIFO write scope capture from FT2232D ....... 14
Figure 4.1 Synchronous FIFO Read/Write Cycle (High Speed) ...................... 15
Figure 4.2 Synchronous FIFO read scope capture from FT232H .................... 17
Figure 4.3 Detail of Synchronous FIFO read scope capture from FT232H .......... 18
Figure 4.4 Synchronous FIFO write operation scope capture from FT2232H ....... 19
## Appendix D – Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Changes</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>Initial Release</td>
<td>2016-10-05</td>
</tr>
</tbody>
</table>

Document Title: TN_167 FIFO Basics (USB2.0)
Document Reference No.: FT_001328
Clearance No.: FTDI# 511
Document Feedback: Send Feedback